<section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><text>















Typical Cache

- May be composed of 2 types of fast memory devices
 - SRAM's hold the actual data and address and status tags in a direct mapped cache
 - TAG RAM's help with the accounting for set-associative cache
- TAG RAM's are small associative memories
 - provide fully parallel search capability
 - sequential search would take too long so not even an option
- Where do you have to search
 - fully associative everywhere
 - set associative only within the set
 - direct mapped no search
 - just check for valid and compare one ID

Finding a Block

- We've already covered how to look up a block in either scheme
 - Find block via direct map or associative mapping, perhaps first finding the right set and then comparing the tag bits for a match
 - Go to the offset of this block to get the memory data
- Extra details
 - Valid bit
 - Added to indicate if a tag entry contains a valid address
 - Dirty bit
 - Added to indicate if data has been written to

Block Replacement

Random

- Pick a block at random and discard it
- For set associative, randomly pick a block within the mapped set
- Sometimes use pseudo-random instead to get reproducibility at debug time
- LRU least recently used
 - Need to keep time since each block was last accessed
 - Expensive if number of blocks is large due to global compare
 - Approximation is often used; Use bit tag or counter and LFU
- Replacement strategy critical for small caches
 - doesn't make a lot of difference for large ones
 - ideal would be a least-likely prediction scheme
 - No simple scheme known for least-likely prediction

Miss Rates

• On benchmark traces, block size of 16 bytes

	Two-way		Fou	ir-way	Eight-way	
Size	LRU	Random	LRU	Random	LRU	Random
16 KB	5.18%	5.69%	4.67%	5.29%	4.39%	4.96%
64 KB	1.88%	2.01%	1.54%	1.66%	1.39%	1.53%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%

- Not much difference with larger caches
- Not much difference with eight-way scheme

12

Cache Writes

- Reads dominate cache access
 - Only 7% of overall memory traffic are writes on MIPS
 - Implies we should make reads fastest (which is good because it is easier to handle)
 - Can read block the same time we compare the tag for a match; ignore value if there is no match
 - Can't do this with writes, if we compare the tag and write at the same time, we'd have to undo the write if there was no match
 - So we wait an extra cycle for result of the tag comparison
 - Complicated more if we write multiple bytes



Write Stalls Occur when we must stall for a write to complete Write miss may generate write stall Write Buffers allows processor to act as soon as data written to the buffer, providing overlapping execution with memory decrease write stalls but do not eliminate them Common operations on a write miss write allocate load the block, do the write usually the choice for write back caches so the data is available for a subsequent read or writes No-write allocate or write around modify the block in the lower-level memory, do not load the block in the cache

• usually the choice for write through caches since subsequent writes

would go to memory anyway



C92 on a	n AXP 21064 DI	ECstation 5000	direct mapped
Size	I-Cache	D-Cache	Unified
1K	3.06%	24.61%	13.34%
2K	2.26%	20.57%	9.78%
4K	1.78%	15.94%	7.24%
8K	1.10%	10.19%	4.57%
16K	0.64%	6.47%	2.87%
32K	0.39%	4.82%	1.99%
64K	0.15%	3.77%	1.35%
128K	0.02%	2.88%	0.95%

100% of 1	I-Cache access 00/(100+26+9)	ses, 26% Load $= 0.74$ for I-0	, 9% Store Cache, 0.2	6 for D-Cache
Size	I-Cache	D-Cache	Ave	Unified
1K	3.06%	24.61%	8.66%	13.34%
2K	2.26%	20.57%	7.02%	9.78%
4K	1.78%	15.94%	5.46%	7.24%
8K	1.10%	10.19%	3.46%	4.57%
16K	0.64%	6.47%	2.15%	2.87%
32K	0.39%	4.82%	1.54%	1.99%
64K	0.15%	3.77%	1.09%	1.35%
128K	0.02%	2.88%	0.76%	0.95%



Cache Performance ExampleCache Miss Penalty = 50 cyclesInstructions normally take 2 cycles, ignoring stallsCache Miss rate is 2%Average of 1.33 Memory References per instructionImpact of cache vs. no cache?CPUTime = IC * (CPI_{exec} + Mem Accesses/Instr * Miss Rate * MissPenalty) * Clock Cycle Time= 3.33 * IC * Cycle Time ; from 2 to 3.33 when not perfectCPUTime(nocache) = IC * (2 + 1.33 * 50) * Cycle Time= 68.5; Over 30 times longer!

Cache Performance Limitations

- Caches can have a huge impact on performance
- Downside
 - The lower the CPI(exec) the higher the relative impact of a fixed number of cache miss clock cycles
 - CPU's with higher clock rates and same memory hierarchy has a larger number of clock cycles per miss
- Bottom line : Amdahl's Law strikes again, impact of caching can slow us down as we get high clock rates
- · Set-Associative Cache appears to perform best on the simulation data
 - Implementing set-associative cache requires some extra multiplexing to select the block we want in the set
 - Increases basic cycle time the larger each set is
 - This basic cycle time could make set-associative caches slower than directmapped caches in some cases!



Cache size			Miss rate components (relative percent) (Sum = 100% of total miss rate)							
	Degree associative	Total – miss rate	Compulsory		Capa	Capacity		Conflict		
1 KB	1-way	0.133	0.002	1%	0.080	60%	0.052	39%		
1 KB	2-way	0.105	0.002	2%	0.080	76%	0.023	22%		
1 KB	4-way	0.095	0.002	2%	0.080	84%	0.013	14%		
1 KB	8-way	0.087	0.002	2%	0.080	92%	0.005	6%		
2 KB	1-way	0.098	0.002	2%	0.044	45%	0.052	53%		
2 KB	2-way	0.076	0.002	2%	0.044	58%	0.030	39%		
2 KB	4-way	0.064	0.002	3%	0.044	69%	0.018	28%		
2 KB	8-way	0.054	0.002	4%	0.044	82%	0.008	14%		
4 KB	1-way	0.072	0.002	3%	0.031	43%	0.039	54%		
4 KB	2-way	0.057	0.002	3%	0.031	55%	0.024	42%		
4 KB	4-way	0.049	0.002	4%	0.031	64%	0.016	32%		
4 KB	8-way	0.039	0.002	5%	0.031	80%	0.006	15%		
8 KB	1-way	0.046	0.002	4%	0.023	51%	0.021	45%		
8 KB	2-way	0.038	0.002	5%	0.023	61%	0.013	34%		
8 KB	4-way	0.035	0.002	5%	0.023	66%	0.010	28%		
8 KB	8-way	0.029	0.002	6%	0.023	79%	0.004	15%		
16 KB	1-way	0.029	0.002	7%	0.015	52%	0.012	42%		
16 KB	2-way	0.022	0.002	9%	0.015	68%	0.005	23%		
16 KB	4-way	0.020	0.002	10%	0.015	74%	0.003	17%		
16 KB	8-way	0.018	0.002	10%	0.015	80%	0.002	9%		

			IVIIS	S Ka	ues			
32 KB	1-way	0.020	0.002	10%	0.010	52%	0.008	38%
32 KB	2-way	0.014	0.002	14%	0.010	74%	0.002	12%
32 KB	4-way	0.013	0.002	15%	0.010	79%	0.001	6%
32 KB	8-way	0.013	0.002	15%	0.010	81%	0.001	4%
64 KB	1-way	0.014	0.002	14%	0.007	50%	0.005	36%
64 KB	2-way	0.010	0.002	20%	0.007	70%	0.001	10%
64 KB	4-way	0.009	0.002	21%	0.007	75%	0.000	3%
64 KB	8-way	0.009	0.002	22%	0.007	78%	0.000	0%
128 KB	1-way	0.010	0.002	20%	0.004	40%	0.004	40%
128 KB	2-way	0.007	0.002	29%	0.004	58%	0.001	14%
128 KB	4-way	0.006	0.002	31%	0.004	61%	0.001	8%
128 KB	8-way	0.006	0.002	31%	0.004	62%	0.000	7%





#1: Increased Block Size

- Advantages
 - Reduce compulsory misses due to spatial locality
- Disadvantages
 - Larger block takes longer to move, so higher penalty for miss
 - More conflicts now though, because there are fewer blocks in the cache, so more memory blocks map to the same cache blocks



#2: Higher Associativity

- 2:1 Rule of Thumb
 - -2 way set associative cache of size N/ 2 is about the same as a direct mapped cache of size N
 - So does this mean even more associations is better?
- Advantage
 - Higher associativity should reduce conflicts
- Disadvantage
 - Higher associativity can reduce number of sets, if we keep the same cache size
 - There is overhead with higher associativity in the hardware, increases the basic clock cycle for all instructions

29

Assume higher associativity increases the clock cycle as: CycleTime(2-way) = 1.10 * CycleTime(1-way) CycleTime(4-way) = 1.12 * CycleTime(1-way) CycleTime(8-way) = 1.14 * CycleTime(1-way) CycleTime(8-way) = 1.14 * CycleTime(1-way) Ahit takes 1 cycle, miss penalty for direct-map is 50 cycles Calculate Ave. Mem Access Times Ave mem Access Time = HitTime + miss Rate * Miss Penalty AveTime(1-way) = 1 + MissRate(1-way) * 50 AveTime(2-way) = 1.10 * MissRate(2-way) * 50 ... (continued on next slide)

Associativity Example (2)

Look up miss rates for the different caches from the previous table e.g. for direct-mapped cache, miss rate = 0.133 at 1Kb cache

AveTime(1-way) = 1 + 0.133 * 50 = 7.65

••

Gives us the table below:

		Associativity						
ache size (KB)	One-way	Two-way	Four-way	Eight-way				
1	7.65	6.60	6.22	5.44				
2	5.90	4.90	4.62	4.09				
4	4.60	3.95	3.57	3.19				
8	3.30	3.00	2.87	2.59				
16	2.45	2.20	2.12	2.04				
32	2.00	1.80	1.77	1.79				
64	1.70	1.60	1.57	1.59				
128	1.50	1.45	1.42	1.44				

#3: Victim Caches

- Idea: with direct mapping, conflict only occurs with a small number of blocks
 - Might occur frequently, but with not too many blocks
 - Very bad if we thrash among these direct mapped blocks to the same cache block
 - So use a small, fully-associative cache to store what was thrown out
- Add a small "victim" cache between the main cache and main memory
 - This cache only stores data discarded from a cache miss
 - Keep it small, so it is easy to implement, even associatively
 - If data is not in the main cache but is in the victim cache, swap the data from the main/victim cache
 - Since we address the victim cache and main cache at the same time, there is no increased penalty with this scheme

Victim Caches

- Study by Jouppi
 - Victim cache of 1-5 entries effective at reducing conflict misses for small, direct-mapped caches
 - Removed 20-95% of conflict misses in a 4K direct mapped cache
 - Of course this is a very small cache by today's standards
 - Not as much benefit with larger caches, even if directmapped, due to alleviation of conflicts





#5: Hardware Prefetch

- Get proactive!
- Modify our hardware to prefetch into the cache instructions and data we are likely to use
 - Alpha AXP 21064 fetches two blocks on a miss from the Icache
 - Requested block and the next consecutive block
 - Consecutive block catches 15-25% of misses on a 4K direct mapped cache, can improve with fetching multiple blocks
 - Similar approach on data accesses not so good, however
- Works well if we have extra memory bandwidth that is unused
- Not so good if the prefetch slows down instructions trying to get to memory

```
35
```

















#2 Other Ways to Reduce Miss Penalties

- Sub-Block Placement
 - Large blocks reduce tag storage and increase spatial locality, but more collisions and a higher penalty in transferring big chunks of data
 - Compromise is Sub-Blocks
 - Add a "valid" bit to units smaller than the full block, called sub-blocks
 - Allow a single sub-block to be read on a miss to reduce transfer time
 - In other modes of operation, we fetch a regular-sized block to get the benefits of more spatial locality

#3 Early Restart & Critical Word First

- CPU often needs just one word of a block at a time
 - Idea : Don't wait for full block to load, just pass on the requested word to the CPU and finish filling up the block while the CPU processes the data
- Early Start
 - As soon as the requested word of the block arrives, send it to the CPU
- Critical Word First
 - Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling in the rest of the block

45

<section-header><list-item><list-item><list-item><list-item><list-item><list-item>

#5 Second Level Caches

- Probably the best miss-penalty reduction technique, but does throw in a few extra complications on the analysis side...
- L1 = Level 1 cache, L2 = Level 2 cache

Average _Memory _ Access _ Time = Hit _ Time(L1) + Miss _ Rate(L1) × Miss _ Penalty(L1)

 $Miss_Penalty(L1) = Hit_Time(L2) + Miss_Rate(L2) \times Miss_Penalty(L2)$

• Combining gives:

 $\begin{aligned} Average_Memory_Access_Time = Hit_Time(L1) + Miss_Rate(L1) \times \\ (Hit_Time(L2) + Miss_Rate(L2) \times Miss_Penalty(L2)) \end{aligned}$

- little to be done for compulsory misses and the penalty goes up
- capacity misses in L1 end up with a significant penalty reduction since they likely will get supplied from L2
- conflict misses in L1 will get supplied by L2 unless they also conflict in L2











Reducing Hit Time

- We've seen ways to reduce misses, and reduce the penalty.. next is reducing the hit time
- #1 Simplest technique: Small and Simple Cache
 - Small \rightarrow Faster, less to search
 - Must be small enough to fit on-chip
 - Some compromises to keep tags on chip, data off chip but not used today with the shrinking manufacturing process
 - Use direct-mapped cache
 - Choice if we want an aggressive cycle time
 - Trades off hit time for miss rate, since set-associative has a better miss rate

53

<section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

Virtual Cache Problems

- Process Switching
 - When a process is switched, the same virtual address from a previous process can now refer to a different physical addresses
 - Cache must be flushed
 - Too expensive to save the whole cache and re-load it
 - One solution: add PID's to the cache tag so we know what process goes with what cache entry
 - Comparison of results and the penalty on the next slide



More Virtual Cache Problems...

- Aliasing
 - Two processes might access different virtual addresses that are really the same physical address
 - Duplicate values in the virtual cache
 - Anti-aliasing hardware guarantees every cache block has a unique physical address
- Memory-Mapped I/O
 - Would also need to map memory-mapped I/O devices to a virtual address to interact with them
- Despite these issues...
 - Virtual caches used in some of today's processors
 - Alpha, HP...

57

#3 Pipelining Writes for Fast Hits

- Write hits take longer than read hits
 - Need to check the tags first before writing data to avoid writing to the wrong address
 - To speed up the process we can pipeline the writes (Alpha)
 - First, split up the tags and the data to address each independently
 - On a write, cache compares the tag with the write address
 - Writes to the data portion of the cache can occur in parallel with a comparison of some other tag
 - We just overlapped two stages
 - Allows back-to-back writes to finish one per clock cycle
- Reads play no part in this pipeline, can already operate in parallel with the tag check

Technique	Miss rate	Miss penalty	Hit time	Hardware complexity	Comment
Larger block size	+	-		0	Trivial; RS/6000 550 uses 128
Higher associativity	+		-	1	e.g., MIPS R10000 is 4-way
Victim caches	+			2	Similar technique in HP 7200
Pseudo-associative caches	+			2	Used in L2 of MIPS R10000
Hardware prefetching of instructions and data	+			2	Data are harder to prefetch; tried in a few machines; Alpha 21064
Compiler-controlled prefetching	+			3	Needs nonblocking cache too; several machines support it
Compiler techniques to reduce cache misses	+			0	Software is challenge; some ma- chines give compiler option
Giving priority to read misses over writes		+		1	Trivial for uniprocessor, and widely used
Subblock placement		+		1	Used primarily to reduce tags
Early restart and critical word first		+		2	Used in MIPS R10000, IBM 620
Nonblocking caches		+		3	Used in Alpha 21064, R10000
Second-level caches		+		2	Costly hardware; harder if block size L1 ≠ L2; widely used
Small and simple caches	-		+	0	Trivial; widely used
Avoiding address translation during indexing of the cache			+	2	Trivial if small cache; used in Alpha 21064
Pipelining writes for fast write			+	1	Used in Alpha 21064