Pipelining, Branch Prediction, Trends
10.1-10.4

Topics

- 10.1 Quantitative Analyses of Program Execution
- 10.2 From CISC to RISC
- 10.3 Pipelining the Datapath
  Branch Prediction, Delay Slots
- 10.4 Overlapping Register Windows
Quantitative Analysis

• CISC approach
  – Belief that the semantic gap should be shortened
    • The gap between machine-level instructions and high-level language statements
    • Examples
      – VAX Sort instruction
      – IBM 360 MVC instruction (move character)
        » checked if strings overlapped but this was rare
        » Could be faster if assumed strings did not overlap
  – Sounds reasonable, but is this assumption correct?
    • Quantitatively measure programs to see

Quantitative Analysis

• Work by Knuth/Hennessy/Patterson
  – Confirmed that most complex instruction and addressing modes largely unused by compilers
    • Difficult for compiler to take advantage of these modes
    • Used by assembly programmers
    • But most programmers used a high-level language
Frequency of Instructions

- Frequency of occurrence of instruction types for a variety of languages/benchmark programs

<table>
<thead>
<tr>
<th>Statement</th>
<th>Average Percent of Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Assignment</td>
<td>47</td>
</tr>
<tr>
<td>If</td>
<td>23</td>
</tr>
<tr>
<td>Call</td>
<td>15</td>
</tr>
<tr>
<td>Loop</td>
<td>6</td>
</tr>
<tr>
<td>Goto</td>
<td>3</td>
</tr>
<tr>
<td>Other</td>
<td>7</td>
</tr>
</tbody>
</table>

Arithmetic and other “powerful” instructions only 7%

Complexity of Assignments/Procedures

<table>
<thead>
<tr>
<th>Percentage of Number of Terms in Assignments</th>
<th>Percentage of Number of Locals in Procedures</th>
<th>Percentage of Number of Parameters in Procedure Calls</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>22</td>
<td>41</td>
</tr>
<tr>
<td>1</td>
<td>17</td>
<td>19</td>
</tr>
<tr>
<td>2</td>
<td>20</td>
<td>15</td>
</tr>
<tr>
<td>3</td>
<td>14</td>
<td>9</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>7</td>
</tr>
<tr>
<td>≥ 5</td>
<td>20</td>
<td>8</td>
</tr>
</tbody>
</table>

80% of assignments involve one term;
80% of procedures could be handled supported 4 locals
Quantitative Analysis Results

• Bulk of computer programs are very simple at the instruction level
• Little payoff in making complex instructions
• RISC idea
  – Make the common case go fast; by making simple instructions fast, most programs will go fast
  – Load/Store architecture
    • Only way to communicate with memory is via Load/Store from register file. E.g., an ADD can’t have an operand be a memory address
    • Simplifies communications and pipelining (coming up)
    • Means we need a lot of registers
      – Tradeoff: simpler CPU means there is space to put more registers on the chip

Speedup and Efficiency

• Speedup $S$ is the ratio of the time needed to execute a program without an enhancement to the time required with an enhancement.

$$S = \frac{T_{w0}}{T_w} \quad S = \frac{T_{w0} - T_w}{T_w} \times 100$$

• Time $T$ is computed as the instruction count $IC$ times the number of cycles per instruction $CPI$ times the cycle time $\tau$.

$$T = IC \times CPI \times \tau$$

• Substituting $T$ into the speedup percentage calculation above yields:

$$S = \frac{IC_{w0} \times CPI_{w0} \times \tau_{w0} - IC_w \times CPI_w \times \tau_w}{IC_w \times CPI_w \times \tau_w} \times 100$$
Using benchmarks, we can estimate the impact of a new architecture before we actually build it!

**Pipelining**

- The RISC approach lends itself well to a technique that can greatly improve processor performance called **pipelining**
- We will see why this is more difficult with CISC instructions as we continue…
Instruction Prefetch

- Simple version of Pipelining – treating the instruction cycle like an assembly line
- Fetch accessing main memory
- Execution usually does not access main memory
- Can fetch next instruction during execution of current instruction
- Called instruction prefetch

Improved Performance

- But not doubled:
  - Fetch usually shorter than execution
    - Prefetch more than one instruction?
  - Any jump or branch means that prefetched instructions are not the required instructions
- Add more stages to improve performance
  - But more stages can also hurt performance…
Instruction Cycle State Diagram

Pipelining

- Consider the following decomposition for processing the instructions
  - Fetch instruction – Read into a buffer
  - Decode instruction – Determine opcode, operands
  - Calculate operands (i.e. EAs) – Indirect, Register indirect, etc.
  - Fetch operands – Fetch operands from memory
  - Execute instructions - Execute
  - Write result – Store result if applicable
- Overlap these operations to make a 6 stage pipeline
- The textbook uses a 5 stage pipeline
  (Fetch/Decode/Operand Fetch/Execute/Write Back)
Timing of Pipeline

- In the previous slide, we completed 9 instructions in the time it would take to sequentially complete two instructions!
- Assumptions for simplicity
  - Stages are of equal duration
- Things that can mess up the pipeline
  - Structural Hazards – Can all stages be executed in parallel?
    - What stages might conflict? E.g. access memory
  - Data Hazards – One instruction might depend on result of a previous instruction
    - E.g. INC R1 ADD R2,R1
  - Control Hazards - Conditional branches break the pipeline
    - Stuff we fetched in advance is useless if we take the branch
Branch Not Taken

Branch Not taken
Continue with next instruction as usual

Branch in a Pipeline – Flushed Pipeline

Branch Taken (goto Instr 15)
Flushed Instructions
Dealing with Branches

- Multiple Streams
- Prefetch Branch Target
- Loop buffer
- Branch prediction
- Delayed branching

Multiple Streams

- Have two pipelines
- Prefetch each branch into a separate pipeline
- Use appropriate pipeline

- Leads to bus & register contention
- Still a penalty since it takes some cycles to figure out the branch target and start fetching instructions from there
- Multiple branches lead to further pipelines being needed
  - Would need more than two pipelines then
- More expensive circuitry
Prefetch Branch Target

- Target of branch is prefetched in addition to instructions following branch
  - Prefetch here means getting these instructions and storing them in the cache
- Keep target until branch is executed
- Used by IBM 360/91

Loop Buffer

- Very fast memory
- Maintained by fetch stage of pipeline
- Remembers the last N instructions
- Check buffer before fetching from memory
- Very good for small loops or jumps
- c.f. cache
- Used by CRAY-1
Branch Prediction (1)

- Predict never taken
  - Assume that jump will not happen
  - Always fetch next instruction
  - 68020 & VAX 11/780
  - VAX will not prefetch after branch if a page fault would result (O/S v CPU design)

- Predict always taken
  - Assume that jump will happen
  - Always fetch target instruction
  - Studies indicate branches are taken around 60% of the time in most programs

Branch Prediction (2)

- Predict by Opcode
  - Some types of branch instructions are more likely to result in a jump than others (e.g. LOOP vs. JUMP)
  - Can get up to 75% success

- Taken/Not taken switch – 1 bit branch predictor
  - Based on previous history
    - If a branch was taken last time, predict it will be taken again
    - If a branch was not taken last time, predict it will not be taken again
  - Good for loops
  - Could use a single bit to indicate history of the previous result
  - Need to somehow store this bit with each branch instruction
  - Could use more bits to remember a more elaborate history
Branch Prediction State Diagram
– 2 bit history

Only wrong once for branches that execute an unusual direction once (e.g. loop)

Branch Prediction

• State not stored in memory, but in a special high-speed history table

<table>
<thead>
<tr>
<th>Branch Instruction Address</th>
<th>Target Address</th>
<th>State</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF0103</td>
<td>FF1104</td>
<td>11</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

...
Dealing with Branches – RISC Approach

- Delayed Branch – used with RISC machines
  - Requires some clever rearrangement of instructions
  - Burden on programmers but can increase performance
  - Most RISC machines: Doesn’t flush the pipeline in case of a branch
  - Called the Delayed Branch
    - This means if we take a branch, we’ll still continue to execute whatever is currently in the pipeline, at a minimum the next instruction
    - Benefit: Simplifies the hardware quite a bit
    - But we need to make sure it is safe to execute the remaining instructions in the pipeline
    - Simple solution to get same behavior as a flushed pipeline: Insert NOP – No Operation – instructions after a branch
      - Called the Delay Slot

RISC Pipeline with Delay Slot

Using a Five Stage pipeline:
IF = Fetch, ID = Decode, EX = Execute
MEM = Memory access, WB = Write back register values

In this example: CPU knows if branches are to be taken after the ID stage (implications if not known until after the EX stage?)

<table>
<thead>
<tr>
<th>Untaken branch instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch delay instruction (i + 1)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Instruction i + 2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Instruction i + 3</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Instruction i + 4</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Taken branch instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch delay instruction (i + 1)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Branch target</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Branch target + 1</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Branch target + 2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
</tbody>
</table>
Normal vs. Delayed Branch

<table>
<thead>
<tr>
<th>Address</th>
<th>Normal</th>
<th>Delayed</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>LOAD X,A</td>
<td>LOAD X,A</td>
</tr>
<tr>
<td>101</td>
<td>ADD 1,A</td>
<td>ADD 1,A</td>
</tr>
<tr>
<td>102</td>
<td>JUMP 105</td>
<td>JUMP 106</td>
</tr>
<tr>
<td>103</td>
<td>ADD A,B</td>
<td>NOOP</td>
</tr>
<tr>
<td>104</td>
<td>SUB C,B</td>
<td>ADD A,B</td>
</tr>
<tr>
<td>105</td>
<td>STORE A,Z</td>
<td>SUB C,B</td>
</tr>
<tr>
<td>106</td>
<td></td>
<td>STORE A,Z</td>
</tr>
</tbody>
</table>

One delay slot - Next instruction is always in the pipeline.
“Normal” path contains an implicit “NOP” instruction as the pipeline gets flushed. Delayed branch requires explicit NOP instruction placed in the code!

Optimized Delayed Branch

But we can optimize this code by rearrangement! Notice we always Add 1 to A so we can use this instruction to fill the delay slot

<table>
<thead>
<tr>
<th>Address</th>
<th>Normal</th>
<th>Delayed</th>
<th>Optimized</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>LOAD X,A</td>
<td>LOAD X,A</td>
<td>LOAD X,A</td>
</tr>
<tr>
<td>101</td>
<td>ADD 1,A</td>
<td>ADD 1,A</td>
<td>JUMP 105</td>
</tr>
<tr>
<td>102</td>
<td>JUMP 105</td>
<td>JUMP 106</td>
<td>ADD 1,A</td>
</tr>
<tr>
<td>103</td>
<td>ADD A,B</td>
<td>NOOP</td>
<td>ADD A,B</td>
</tr>
<tr>
<td>104</td>
<td>SUB C,B</td>
<td>ADD A,B</td>
<td>SUB C,B</td>
</tr>
<tr>
<td>105</td>
<td>STORE A,Z</td>
<td>SUB C,B</td>
<td>STORE A,Z</td>
</tr>
<tr>
<td>106</td>
<td></td>
<td>STORE A,Z</td>
<td></td>
</tr>
</tbody>
</table>
Example: Delay Slot Scheduling

B) and C) execute code that may or may not be used, but better than a NOP

Form of branch prediction – compiler predicts based on context

Delay Slot Effectiveness

- On benchmarks
  - Delay slot allowed branch hazards to be hidden 70% of the time
  - About 20% of delay slots filled with NOPs
  - Delay slots we can’t easily fill: when target is another branch

- Philosophically, delay slots good?
  - No longer hides the pipeline implementation from the programmers (although it will if through a compiler)
  - Does allow for compiler optimizations, other schemes don’t
  - Not very effective with modern machines that have deep pipelines, too difficult to fill multiple delay slots
Other Pipelining Overhead

- Each stage of the pipeline has overhead in moving data from buffer to buffer for one stage to another. This can lengthen the total time it takes to execute a single instruction!
- The amount of control logic required to handle memory and register dependencies and to optimize the use of the pipeline increases enormously with the number of stages. This can lead to a case where the logic between stages is more complex than the actual stages being controlled.
- Need balance, careful design to optimize pipelining

Pipelining on the 486/Pentium

- 486 has a 5-stage pipeline
  - Fetch
    - Instructions can have variable length and can make this stage out of sync with other stages. This stage actually fetches about 5 instructions with a 16 byte load
  - Decode1
    - Decode opcode, addressing modes – can be determined from the first 3 bytes
  - Decode2
    - Expand opcode into control signals and more complex addressing modes
  - Execute
  - Write Back
    - Store value back to memory or to register file
486 Pipelining Examples

<table>
<thead>
<tr>
<th>Fetch</th>
<th>D1</th>
<th>D2</th>
<th>Ex</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV R1, M</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV R1, R2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV M, R1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Fetch</th>
<th>D1</th>
<th>D2</th>
<th>Ex</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV R2, M</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV R1, (R2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Need R2 written back to use as addr for second instruction in stage D2

Normally this data is not available until after the WB stage, but bypass circuitry allows us to send the proper data directly to EX of the next stage (this is called forwarding)

486 Pipelining Examples

<table>
<thead>
<tr>
<th>Fetch</th>
<th>D1</th>
<th>D2</th>
<th>Ex</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMP R1,Imm</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JCC Target</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Target</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Target address known after D2 phase
Runs a speculative Fetch on the target during EX hoping we will execute it (predict taken)

Also fetches next consecutive instruction if branch not taken
Pentium II/IV Pipelining

• Pentium II
  – 12 pipeline stages
  – Dynamic execution incorporates the concepts of out of order and speculative execution
  – Two-level, adaptive-training, branch prediction mechanism

• Pentium IV
  – 20 stage pipeline
  – Combines different branch prediction mechanisms to keep the pipeline full

Register Windows

• This technique was motivated by quantitative analysis of how procedures pass parameters back and forth

• Normal parameter passing: Uses the stack
  – But this is slow
  – Would be faster to use registers
  – Benchmarks indicate that
    • Most procedures only pass a few parameters
    • A nesting depth of more than 5 is rare
User View of Registers

- Used on SPARC

Overlap Register Windows

CWP = Current Window Pointer
Register Windows

• Parameters are “passed” by simply updating the window pointer
  – All parameter access in registers, very fast
  – In the rare event we exceed the number of registers available, can use main memory for overflow