



5.1 Introduction

- This chapter builds upon the ideas in Chapter 4.
- We present a detailed look at different instruction formats, operand types, and memory access methods.
- We will see the interrelation between machine organization and instruction formats.
- This leads to a deeper understanding of computer architecture in general.

5.2 Instruction Formats

Instruction sets are differentiated by the following:

- Number of bits per instruction.
- Stack-based or register-based.
- Number of explicit operands per instruction.
- Operand location.
- Types of operations.
- Type and size of operands.

5.2 Instruction Formats

Instruction set architectures are measured according to:

- Main memory space occupied by a program.
- Instruction complexity.
- Instruction length (in bits).
- Total number of instruction in the instruction set.

5.2 Instruction Formats

In designing an instruction set, consideration is given to:

- Instruction length.
 - -Whether short, long, or variable.
- Number of operands.
- Number of addressable registers.
- Memory organization.
 - -Whether byte- or word addressable.
- Addressing modes.
 - Choose any or all: direct, indirect or indexed.





5.2 Instruction Formats

- Big endian:
 - Is more natural.
 - The sign of the number can be determined by looking at the byte at address offset 0.
 - Strings and integers are stored in the same order.
- Little endian:
 - Makes it easier to place values on non-word boundaries, e.g. odd or even addresses
 - Conversion from a 32-bit integer to a 16-bit integer does not require any arithmetic.









- Main memory
- CPU register
- I/O device
- In instruction itself
- To specify which register, which memory location, or which I/O device, we'll need some addressing scheme for each



















Design Tradeoff Decisions

- Operation repertoire
 - How many ops?
 - What can they do?
 - How complex are they?
- Data types
 - What types of data should ops perform on?
- Registers
 - Number of registers, what ops on what registers?
- Addressing
 - Mode by which an address is specified (more on this later)



Instruction Formats

- We have seen how instruction length is affected by the number of operands supported by the ISA.
- In any instruction set, not all instructions require the same number of operands.
- Operations that require no operands, such as **HALT**, necessarily waste some space when fixed-length instructions are used.
- One way to recover some of this space is to use expanding opcodes.



















Addressing Mode	Syntax	Meaning
Immediate	#K	К
Direct	К	M[K]
Indirect	(K)	M[M[K]]
Register	(Rn)	M[Rn]
Register Indexed	(Rm + Rn)	M[Rm + Rn]
Register Based	(Rm + X)	M[Rm + X]
Register Based Indexed	(Rm + Rn + X)	M[Rm + Rn + X]

Four ways of computing the address of a value in memory: (1) a constant value known at assembly time, (2) the contents of a register, (3) the sum of two registers, (4) the sum of a register and a constant. The table gives names to these and other addressing modes.



A	ddres	sing Examp	е
Thes	e are the	values loaded into tl	ne accumulator
for e	ach addre	ssing mode.	
Memo	ry		
800	900		
+++		R1 800	
900	1000		
		335370	Value Loaded
1000	500	Mode	into AC
		Immediate	800
	600	Direct	900
100		Indirect	1000
100	and the second second		700
100	700	Indexed	1.978



Instruction Prefetch

- Simple version of Pipelining treating the instruction cycle like an assembly line
- Fetch accessing main memory
- Execution usually does not access main memory
- Can fetch next instruction during execution of current instruction
- Called instruction prefetch



















Dealing with Branches

- Multiple Streams
- Prefetch Branch Target
- Loop buffer
- Branch prediction
- Delayed branching

Multiple Streams

- · Have two pipelines
- Prefetch each branch into a separate pipeline
- Use appropriate pipeline
- Leads to bus & register contention
- Still a penalty since it takes some cycles to figure out the branch target and start fetching instructions from there
- Multiple branches lead to further pipelines being needed
 - Would need more than two pipelines then
- More expensive circuitry





Branch Prediction (1)

- Predict never taken
 - Assume that jump will not happen
 - Always fetch next instruction
 - 68020 & VAX 11/780
- · Predict always taken
 - Assume that jump will happen
 - Always fetch target instruction
 - Studies indicate branches are taken around 60% of the time in most programs











Normal vs. Delayed Branch

Addre	ess	Normal	Delayed		
100		LOAD X,A	LOAD X,A		
101		ADD 1,A	ADD 1,A		
102		JUMP 105	JUMP 106		
103		ADD A,B	NOOP		
104		SUB C,B	ADD A,B		
105		STORE A,Z	SUB C,B		
106			STORE A,Z		

One delay slot - Next instruction is always in the pipeline. "Normal" path contains an implicit "NOP" instruction as the pipeline gets flushed. Delayed branch requires explicit NOP instruction placed in the code!

Optimized Delayed Branch But we can optimize this code by rearrangement! Notice we always Add 1 to A so we can use this instruction to fill the delay slot						
Address	Address Normal		Optimized			
100	LOAD X,A	LOAD X,A	LOAD X,A			
101	ADD 1,A	ADD 1,A	JUMP 105			
102	JUMP 105	JUMP 106	ADD 1,A			
103	ADD A,B	NOOP	ADD A,B			
104	SUB C,B	ADD A,B	SUB C,B			
105	STORE A,Z	SUB C,B	STORE A,Z			
106		STORE A,Z				





Other Pipelining Overhead

- Each stage of the pipeline has overhead in moving data from buffer to buffer for one stage to another. This can lengthen the total time it takes to execute a single instruction!
- The amount of control logic required to handle memory and register dependencies and to optimize the use of the pipeline increases enormously with the number of stages. This can lead to a case where the logic between stages is more complex than the actual stages being controlled.
- · Need balance, careful design to optimize pipelining



486 Pipelining Examples							
Fetch	D1	D2	Ex	WB			MOV R1, M
	Fetch	D1	D2	Ex	WB		MOV R1, R2
-		Fetch	D1	D2	Ex	WB	MOV M, R3
					_		
Fetch	D1	D2	Ex	WB			MOV R2, M
L	Fetch	D1		D2	Ex		MOV R1, (R2)
Need R2 written back to use as addr for second instruction in stage D2							
Normally this data is not available until after the WB stage, but bypass circuitry allows us to send the proper data directly to EX of the next stage (this is called forwarding)							



Pentium II/IV Pipelining

- Pentium II
 - 12 pipeline stages
 - Dynamic execution incorporates the concepts of out of order and speculative execution
 - Two-level, adaptive-training, branch prediction mechanism
- Pentium IV
 - 20 stage pipeline
 - Combines different branch prediction mechanisms to keep the pipeline full



Chapter 5 Conclusion

- A *k*-stage pipeline can theoretically produce execution speedup of *k* as compared to a non-pipelined machine.
- Pipeline hazards such as resource conflicts and conditional branching prevents this speedup from being achieved in practice.
- Skipping from text: Java VM architectures