William Stallings Computer Organization and Architecture

Chapter 11.4, 11.5 Pipelining, Interrupts

Prefetch

#Simple version of Pipelining – treating the instruction cycle like an assembly line

#Fetch accessing main memory
#Execution usually does not access main memory
#Can fetch next instruction during execution of current instruction
#Called instruction prefetch





Pipelining

- Consider the following decomposition for processing the instructions
 □ Fetch instruction Read into a buffer
 □ Decode instruction Determine opcode, operands
 □ Calculate operands (i.e. EAs) Indirect, Register indirect, etc.
 - □ Fetch operands Fetch operands from memory
 - ☑ Execute instructions Execute
 - ⊠Write result Store result if applicable

Overlap these operations







Dealing with Branches

#Multiple Streams
#Prefetch Branch Target
#Loop buffer
#Branch prediction
#Delayed branching

Multiple Streams

Have two pipelines

- **#** Prefetch each branch into a separate pipeline
- **#** Use appropriate pipeline
- # Leads to bus & register contention
- Still a penalty since it takes some cycles to figure out the branch target and start fetching instructions from there
- ₭ Multiple branches lead to further pipelines being needed
 ☑Would need more than two pipelines then
- ₭ More expensive circuitry

Prefetch Branch Target

ℜTarget of branch is prefetched in addition to instructions following branch
⊠Prefetch here means getting these instructions and storing them in the cache
ℜKeep target until branch is executed
ℜUsed by IBM 360/91

Loop Buffer

¥Very fast memory
¥Maintained by fetch stage of pipeline
¥Remembers the last N instructions
¥Check buffer before fetching from memory
¥Very good for small loops or jumps
¥c.f. cache
¥Used by CRAY-1

Branch Prediction (1)

第 Predict never taken
△Assume that jump will not happen
△Always fetch next instruction
△68020 & VAX 11/780
○VAX will not prefetch after branch if a page fault would result (O/S v CPU design)
第 Predict always taken
△Assume that jump will happen
△Always fetch target instruction
△Studies indicate branches are taken around 60% of the time in most programs











Normal vs. Delayed Branch

Address	Normal	Delayed
100	LOAD X,A	LOAD X,A
101	ADD 1,A	ADD 1,A
102	JUMP 105	JUMP 106
103	ADD A,B	NOOP
104	SUB C,B	ADD A,B
105	STORE A,Z	SUB C,B
106		STORE A,Z

One delay slot - Next instruction is always in the pipeline. "Normal" path contains an implicit "NOP" instruction as the pipeline gets flushed. Delayed branch requires explicit NOP instruction placed in the code!

Optimiz	zed Delag	yed Bra	nch			
But we can optimize this code by rearrangement! Notice we always Add 1 to A so we can use this instruction to fill the delay slot						
Address	Normal	Delayed	Optimized			
100	LOAD X,A	LOAD X,A	LOAD X,A			
101	ADD 1,A	ADD 1,A	JUMP 105			
102	JUMP 105	JUMP 106	ADD 1,A			
103	ADD A,B	NOOP	ADD A,B			
104	SUB C,B	ADD A,B	SUB C,B			
105	STORE A,Z	SUB C,B	STORE A,Z			
106		STORE A,Z				

Use of Delaye	d Branch
100 Load X, A I E D 101 Add I, A I E 102 Jump 106 I E 103 NOOP I E 106 Store A, Z I E D	100 Load X, A I E D 101 Jump 105 I E 102 Add I, A I E 105 Store A, Z I E D
(a) Inserted NOOP I = Instruction Fetch	(b) Reversed instructions
E = Instruction Execute D = Memory Access Both cases: Note no pipel Can sometimes be hard to	line delays o optimize and fill the delay slot











Interrupt Processing on the x86

- Interrupts are primarily to support the OS it allows a program to be suspended and later resumed (e.g. for printing, I/O, etc.)
- - ☑Floating point exception
 ☑Programmed exceptions
 ☑INT, BOUND

